

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6,980,233 B1
APPLICATION NO. : 09/348500
DATED : December 27, 2005
INVENTOR(S) : Masahide Hirasawa

Page 1 of 19

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

IN THE DRAWINGS:

Delete drawing sheets 1-19 and 33, and substitute therefor, drawing sheets 1-19 and 33.
(Attached)

COLUMN 2:

Line 29, "PCes" should read --PCs--.

Line 33, "a" should be deleted.

Line 35, "is" should read --are--.

COLUMN 6:

Line 35, "cross sectional" should read --cross-sectional--.

COLUMN 9:

Line 30, "cross sectional" should read --cross-sectional--.

COLUMN 13:

Line 65, "IDes" should read --IDs--.

COLUMN 14:

Line 11, "IDes" (both occurrences) should read --IDs--.

COLUMN 16:

Line 11, "IDes" should read --IDs--.

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6,980,233 B1
APPLICATION NO. : 09/348500
DATED : December 27, 2005
INVENTOR(S) : Masahide Hirasawa

Page 2 of 19


It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

COLUMN 26:

Line 33, "are" should read --is--.

Signed and Sealed this

Seventeenth Day of October, 2006



JON W. DUDAS
Director of the United States Patent and Trademark Office

FIG. 1

PRIOR ART




FIG. 2
PRIOR ART




FIG. 3
PRIOR ART







FIG. 4
PRIOR ART

FIG. 5**PRIOR ART**

ELECTRIC POWER
SUPPLY CONDUCTOR
(8-40V MAX. DC CURRENT 1.5A)

**FIG. 6****PRIOR ART**

(SIGNAL OF EXCLUSIVE OR BETWEEN
Data AND Strobe)

FIG. 7
PRIOR ART




FIG. 8

PRIOR ART




FIG. 9
PRIOR ART




FIG. 10





FIG. 11

PRIOR ART



BRANCH: NODE HAVING MORE THAN TWO NODE CONNECTIONS

LEAF: NODE HAVING CONNECTION WITH ONLY ONE PORT

c: PORT CORRESPONDING TO NODE OF CHILD

p: PORT CORRESPONDING TO NODE OF PARENT

FIG. 12A
PRIOR ART




FIG. 12B
PRIOR ART




FIG. 13

PRIOR ART




FIG. 14




FIG. 16




FIG. 15
PRIOR ART




FIG. 17

PRIOR ART




FIG. 18

PRIOR ART


CYCLE TIME = 125 μ S (NOMINAL)


FIG. 19
PRIOR ART

FIG. 33

PRIOR ART

